

# PFS1200-12-054xD

## DC-DC Front End Power Supply



The PFS1200-12-054xD is a 1200 Watt DC to DC power supply that converts DC input into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PFS1200 Series meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).

#### **KEY FEATURES**

- High Efficiency, typ. 94% efficiency at half load
- Wide input voltage range: -40 to -72 VDC
- Always-On 3.3 V standby output (Option for 5 / 12 Vsb available)
- Hot-plug capable
- Parallel operation with active digital current sharing
- High density design: 45 W/in3
- Dimensions (W x H x L): 54.5 x 40 x 228.6 mm (2.15 x 1.57 x 8.98 in)
- I2C communication interface for control, programming and monitoring with Power Management Bus protocol and PSMI Protocol
- overvoltage and overcurrent protection
- 256 Bytes of EEPROM for user information
- 2 Status LEDs represent Input and Output status
- Hold up time enhancement

#### **APPLICATIONS**

- High Performance Servers
- Routers
- Switches



#### 1. ORDERING INFORMATION

PFS	1200	-	12	-	054	Х	D
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow 1	Input
PFS Front-Ends	1200 W		12 V		54 mm	N: Normal B: Reverse	D: DC Input

N = Normal Airflow from Output connector to Input socket

## 2. OVERVIEW

The PFS1200 Series DC/DC power supply is a DSP controlled, highly efficient front-end power supply. It incorporates state of the art technology and adopts boost converter and full bridge LLC which use resonance soft-switching technology, synchronous rectification to reduce component stresses, thus providing increased system reliability and very high efficiency. With a wide input DC voltage range the PFS1200 Series maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow path.

An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems.

The always-on standby output provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability.

Status information is provided with front-panel LEDs. In addition, the power supply can be controlled and the fan speed set via the I2C bus. The I2C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C bus.




Figure 1. Block Diagram



R = Reverse Airflow from Input socket to Output connector

DC-DC Front-End Power Supply

#### 3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAMETER		DESCRIPTION / CONDITION		NOM	MAX	UNIT
Vi <i>maxc</i>	Maximum Input Voltage	Continuous			-75	VDC

## 4. INPUT SPECIFICATIONS

General Condition:  $T_A = -20...50$ °C unless otherwise specified.

PARAME	TER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNIT
$V_{i \text{ nom}}$	Nominal input voltage		-48		-60	VDC
V <sub>i</sub>	Input voltage ranges	Normal operating ( $V_{i min}$ to $V_{i max}$ )	-40		-72	VDC
/ max	Max input current	Vi > Vi min			35	A <sub>rms</sub>
/ p	Inrush Current Limitation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}$ , TA = 25°C, cold start			50	Ap
Vi VSB_on	Turn-on standby input voltage	Ramping up	-38		-40	VDC
Vi VSB_off	Turn-off standby input voltage	Ramping down	-37		-39	VDC
Vi v1_on	Turn-on V1 input voltage	Ramping up	-38		-40	VDC
Vi V1_off	Turn-off V1 input voltage	Ramping down	-37		-39	VDC
Tv1_holdup	Hold-up Time V1	$V_1 > 10.8 \text{ V}$ , V <sub>SB</sub> within regulation, $V_1 = -48 \text{ VDC}$ , $P_0$ nom (from DC input lost to V1 lost to 10.8V)	1			ms
TVSB_holdup	Hold-up time Vsb	Vsb full load	5			ms

## 4.1 INPUT FUSE

A fast-acting 50A input fuse in the negative voltage path inside the power supply protect against severe defects. The fuse is not accessible from the outside and are therefore not serviceable parts.

## **4.2 INRUSH CURRENT**

Internal bulk capacitors will be charged through resistors connected from bulk cap minus pin to the DC rail minus, thus limiting the inrush current. After the inrush phase, NTC resistors are then shorted with MOSFETs connected in parallel. The Inrush control is managed by the digital controller (DSP).

## 4.3 INPUT UNDER-VOLTAGE

If the input voltage stays below the input under voltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.



#### **4.4 EFFICIENCY**

The topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.




Figure 2. Efficiency Vs Load

## **4.5 HOLD UP TIME ENHANCEMENT**

The PSU can do hold up time enhancement through adding capacitor parallel with the input connector. The PSU uses advance technology that use up the energy in the parallel cap. The table 1 shows the hold up time vs different parallel cap under different input voltage.




Figure 3. Parallel Cap parallel with input connector

Parallel	Hold up time (ms)						
Capacitance (uF)	40V input	48V input	60V input	72V input			
0	2.8	3.0	3.3	3.6			
820	3.4	3.7	4.4	5.3			
1640	3.9	4.5	5.6	6.9			
2460	4.4	5.2	6.7	8.6			
3280	4.8	5.9	7.8	10.1			
4100	5.4	6.5	8.9	11.8			

Table 1. Hold Up Time Vs. Different Parallel Capacitance



DC-DC Front-End Power Supply

#### 4.6 DC LINE TRANSIENT TEST

#### MINUS 72 VDC LINE TRANSIENT TEST

A standard line voltage momentary transient test is shown below. This test simulates a momentary voltage overshoot. This should not affect the operation of the PSU, the output voltage should remain in regulation. This test shall be conducted every 10 sec for 30 min (180 times total).




Figure 4. Minus 72 VDC Line Transient Test

## **0 V LINE TRANSIENT TEST**

A standard line voltage momentary blackout test is shown below. This test simulates a momentary switch throw off-on, see graph below. The power supply should restart, not latch. This test shall be conducted 3 times in 10 min intervals. Practically a blackout of any duration should not damage the power supply in any way and not cause a latch off condition.




Figure 5. 0 V Line Transient Test



## 5. OUTPUT SPECIFICATIONS

General Condition:  $T_A = -20...50$ °C unless otherwise specified.

		OONDITIONS / DECORIDATION		MIN	Nev	MAX	1,10,115
PARAMET		CONDITIONS / DESCRIPTION		MIN	NOM	MAX	UNIT
Main Outpu							
V <sub>1 nom</sub>	Nominal Output Voltage	0.5 · / <sub>1 nom</sub> , $T_{amb} = 25  ^{\circ}\text{C}$			12.0		VDC
V <sub>1 set</sub>	Output Setpoint Accuracy			-0.5		+0.5	% V <sub>1 nom</sub>
d V₁ tot	Total Regulation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}$ , 0 to 100% $I_{1 \text{ nom}}$ , $T_{2 \text{ nom}}$	min to $\mathcal{T}_{a}$ max	-2		+2	% V <sub>1 nom</sub>
P <sub>1 nom</sub>	Nominal Output Power	V₁ = 12 VDC			1200		W
h nom	Nominal Output Current	$V_1 = 12 \text{ VDC}$			100		Α
V₁ pp	Output Ripple Voltage	V <sub>1 nom</sub> , I <sub>1 nom</sub> , 20 MHz BW, (See Se	ection 5.1)			120	mVpp
d V₁ Load	Load Regulation	$V_i = V_{i \text{ nom}}, 0 - 100 \% h_{i \text{ nom}}$			80		mV
$dV_{1 \text{ Line}}$	Line Regulation	$V_i = V_{i \text{ min}} V_{i \text{ max}}$			40		mV
d/ <sub>share</sub>	Current Sharing	Deviation from $h_{tot}$ / N, $h_{t}$ > 20%		-5		+5	%
$d V_{dyn}$	Dynamic Load Regulation	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 100\% h_{\text{nom}}$		-0.6		0.6	V
$\mathcal{T}_{rec}$	Recovery Time	$dh/dt = 0.5 \text{ A/}\mu\text{s}$ , 2000 $\mu\text{F}$ low ES recovery within 1% of $V_{1 \text{ nom}}$	n capacitive loading		2		ms
T <sub>DC V1</sub>	Start-Up Time From DC	$V_1 = 10.8 \text{ VDC}$				2	sec
t∕v₁ rise	Rise Time	$V_1 = 1090\% V_{1 \text{ nom}}$		1		20	ms
tV1 ovr sh	Output Turn-on Overshoot	Vi nom, 0 to 100% I1 nom				0.6	V
dV1 sense	Remote Sense	Compensation for cable drop, 0 to	o 100% <i>I1 nom</i>			0.25	V
$C_{Load}$	Capacitive Loading	<i>T</i> <sub>a</sub> = 25 °C		1000		20 000	μF
3.3 / 5 V <sub>SB</sub>	Standby Output		\(\(\text{OD}\)\(\text{OD}\)				
V <sub>SB nom</sub>	Nominal Output Voltage		VSB_SEL1 = 1 VSB_SEL2 = 1		3.3		VDC
	Output Setpoint	$0.5 \cdot I_{SB \text{ nom}}$ , $T_{amb} = 25^{\circ}C$	VSB_SEL1 = 0 VSB_SEL2 = 1		5.0		VDC
V <sub>SB set</sub>	Accuracy		1	-1		+1	% V <sub>1nom</sub>
dV <sub>SB tot</sub>	Total Regulation	V <sub>i min</sub> to V <sub>i max</sub> , 0 to 100% I <sub>SB nom</sub> , T <sub>a</sub>	min to Ta may	-3		+3	% V <sub>SBnom</sub>
G 7 0 D 101	, otal i logalation	V <sub>SB</sub> = 3.3 VDC	Time to Tamax		16.5		, o s obliom
P <sub>SB nom</sub>	Nominal Output Power	V <sub>SB</sub> = 5.0 VDC			16.5		W
		V <sub>SB</sub> = 3.3 VDC			5		
I <sub>SB nom</sub>	Nominal Output Current	$V_{SB} = 5.0 \text{ VDC}$			3.3		Α
1/22	Output Ripple Voltage	VSB = 5.0 VDG  VSB nom, ISB nom, 20 MHz BW, (See S	Paction 5 1)		3.3	100	m\/nn
V <sub>SB pp</sub>	Output hippie voltage	VSB nom, ISB nom, 20 IVITIZ DVV, (See	VSB_SEL1 = 0			100	mVpp
$dV_{SB}$	Droop	0 - 100 % / <sub>SB nom</sub>	VSB_SEL2 = 1		67		mV
-	•		VSB_SEL1 = 1 VSB_SEL2 = 1		44		
,	0	VSB_SEL1 = 0, VSB_SEL2 = 1	_	5.25		6	
I <sub>SB max</sub>	Current Limitation	VSB_SEL1 = 1, VSB_SEL2 = 1		3.45		4.3	Α
dVsBdyn	Dynamic Load Regulation	$\Delta k_{\rm B} = 50\% k_{\rm SB nom}, k_{\rm B} = 5 \dots 100\%$	6 I <sub>SB nom</sub> ,	-3		3	% V <sub>SBnom</sub>
Trec	Recovery Time	$d\hbar/dt = 0.5A/\mu s$ , recovery within 1				250	μS
T <sub>DC VSB</sub>	Start-up Time from DC	V <sub>SB</sub> = 90% V <sub>SB nom</sub>				2	sec
t√SB rise	Rise Time	V <sub>SB</sub> = 1090% V <sub>SB nom</sub>		0.5		30	ms
C <sub>Load</sub>	Capacitive Loading	$T_{amb} = 25^{\circ}C$		100		1500	μF
	1						



12 VsB S	tandby Output						
V <sub>SB nom</sub>	Nominal Output Voltage	0.5 · ksp.nom. Tamb = 25°C	VSB_SEL1 = 1		12		VDC
V∕s <sub>B set</sub>	Output Setpoint Accuracy	0.5 ASB nom, Tamb = 25 C	$VSB\_SEL2 = 0$	-1		+1	% V₁ nom
dV <sub>SB tot</sub>	Total Regulation	$V_{i \text{ min}}$ to $V_{i \text{ max}}$ , 0 to 100% $I_{SB \text{ nom}}$ , $T_{a}$	min to $T_{\rm a \; max}$	-3		+3	% V <sub>SBnom</sub>
$P_{\rm SBnom}$	Nominal Output Power				24		W
/SB nom	Nominal Output Current				2		Α
$V_{\rm SBpp}$	Output Ripple Voltage	$V_{\rm SB\ nom},\ I_{\rm SB\ nom},\ 20\ {\rm MHz\ BW},\ ({\rm See}$	Section 5.1)		60	120	mVpp
d V∕sв	Droop	0 - 100 % /sB nom			250		mV
d V <sub>SBdyn</sub>	Dynamic Load Regulation	$\Delta k_{\rm SB} = 50\% k_{\rm SB  nom}, k_{\rm SB} = 5 \dots 1009$	6 I <sub>SB nom</sub> ,	-5		+5	% V <sub>SBnom</sub>
$\mathcal{T}_{rec}$	Recovery Time	$dI_0/dt = 0.5 \text{ A/}\mu\text{s}$ , recovery within	1% of V₁nom		2		ms
T <sub>DC VSB</sub>	Start-Up Time from DC Input	<i>V</i> <sub>SB</sub> = 90% <i>V</i> <sub>SB nom</sub>				2	sec
tVSB rise	Rise Time	V <sub>SB</sub> = 1090% V <sub>SB nom</sub>		4		20	ms
CLoad	Capacitive Loading	T <sub>amb</sub> = 25 °C		100		1500	μF

#### 5.1 RIPPLE / NOISE

Internal capacitance at the 12 V output (behind the OR-ing circuitry) is minimized to prevent disturbances during hot plug. In order to provide low output ripple voltage in the application, external capacitors (a parallel combination of 10  $\mu$ F tantalum capacitor in parallel with 0.1  $\mu$ F ceramic capacitors) should be added close to the power supply output.

The setup of Figure 6, has been used to evaluate suitable capacitor types. The capacitor combinations of Table 2 and Table  $\beta$  should be used to reduce the output ripple voltage. The ripple voltage is measured with 20 MHz BWL, close to the external capacitors.




Figure 6. Output ripple test setup

**NOTE:** Care must be taken when using ceramic capacitors with a total capacitance of 1 μF to 50 μF on output V1, due to their high-quality factor the output ripple voltage may be increased in certain frequency ranges due to resonance effects.

EXTERNAL CAPACITOR V1	DV1MAX	UNIT
Standard test condition:		
1 Pcs 10 µF / 63 V Electrolytic Capacitor	150	mVpp
1 Pcs 0.1 µF / 100 V ceramic capacitor		
1Pcs 1000μF/16V/Low ESR Aluminum/ø10x20	120	mVpp

EXTERNAL CAPACITOR VSB	DV1MAX	UNIT
Standard test condition:		
1 Pcs 10 µF / 63 V Electrolytic Capacitor	120	mVpp
1 Pcs 0.1 µF / 100 V ceramic capacitor		
1 Pcs 100µF/16V/Low ESR Aluminum/ø5x10	100	mVpp

Table 2. Suitable capacitors for V<sub>1</sub>

Table 3. Suitable capacitors for VSB

The output ripple voltage on  $V_{SB}$  is influenced by the main output  $V_1$ . Evaluating  $V_{SB}$  output ripple must be done when maximum load is applied to  $V_1$ .



#### 6. PROTECTION SPECIFICATIONS

General Condition:  $T_A = -20...50$ °C unless otherwise specified.

PARAMETER		DESCRIPTION / C	DESCRIPTION / CONDITION		NOM	MAX	UNIT
F	Input Fuse	Not user accessible	e		50		Α
V <sub>1 OV</sub>	OV Threshold $V_1$			13.0		14.5	VDC
t <sub>OV V1</sub>	OV Latch Off Time $V_1$	V1 with half load			1		ms
V∕sB ov	OV Threshold V <sub>SB</sub>			110		120	% VSB
tov vsb	OV Latch Off Time V <sub>SB</sub>	Vsb with half load	t		1		ms
√ <sub>1 lim</sub>	Over Current Limitation $V_1$	<i>T</i> <sub>a</sub> < 50°C		105		130	Α
			12 <i>V<sub>SB</sub></i>	2.2		2.8	
I <sub>VSB lim</sub>	Over Current Limitation VsB	$T_a < 50^{\circ}C$ for	5.0 <i>V<sub>SB</sub></i>	3.45		4.5	Α
			3.3 <i>V<sub>SB</sub></i>	5.25		6.2	
t√1 sc	Short Circuit Regulation Time	$V_1 < 3 \text{ V}$ , time until	$k_1$ is limited to $< k_1$ sc			2	ms
7 <sub>SD</sub>	Over Temperature on Heat Sinks	Automatic shut-do	wn		115		°C

## **6.1 OVERVOLTAGE PROTECTION**

The PFS front-ends provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the DC mains or by toggling the PSON\_L input.

#### **6.2 UNDERVOLTAGE DETECTION**

Both main and standby outputs are monitored.

#### 12 V<sub>SB</sub>

LED and PWOK\_L pin signal if the output voltage exceeds ±7% of its nominal voltage. Output under voltage protection is provided on both outputs. When either V1 or VSB falls below 93% of its nominal voltage, the output is inhibited.

## $3.3/5\,V_{SB}$

LED and PWOK\_H pin signal if the output voltage exceeds ±5% of its nominal voltage. Output under voltage protection is provided on the standby output only. When VSB falls below 75% of its nominal voltage, the main output V1 is inhibited.

#### **6.3 CURRENT LIMITATION**

## 6.3.1 MAIN OUTPUT

When main output runs in current limitation mode its output will turn OFF below 2 V but will retry to recover every 1 s interval. If current limitation mode is still present after the unit retry, output will continuously perform this routine until current is below the current limitation point. The supply will go through soft start every time it retries from current limitation mode.





Figure 7. Current Limitation on V1






The main output current limitation will decrease if the ambient (inlet) temperature increases beyond 50°C.

Figure 8. Derating Curve for ambient above 50°C

#### **6.3.2 STANDBY OUTPUT**

## $3.3 / 5 V_{SB}$

The standby output exhibits a substantially rectangular output characteristic down to 0 V (no hiccup mode / latch off). If it runs in current limitation and its output voltage drops below the UV threshold, then the main output will be inhibited (standby remains on). The current limitation of the standby output is independent of the DC input voltage.






Figure 9. Current Limitation and Temperature Derating on 3.3 / 5 VsB

#### 12 V<sub>SB</sub>

On the standby output, a hiccup type over current protection is implemented. This protection will shut down the standby output immediately when standby current reaches or exceeds  $k_{\text{SB lim}}$ . After an off-time of 1s the output automatically tries to restart. If the overload condition is removed the output voltage will reach again its nominal value. At continuous overload condition the output will repeatedly trying to restart with 1s intervals. A failure on the Standby output will shut down both Main and Standby outputs.



## DC-DC Front-End Power Supply




Figure 10. Current Limitation on 12 V<sub>SB</sub>

## 7. MONITORING

PARAMETER	DESCRIPTION / CONDITIO	N	MIN	NOM	MAX	UNIT
<b>V</b> i mon	Input Voltage	$V_{i \min} \leq V_{i} \leq V_{i \max}$	-2		+2	VDC
/ <sub>i mon</sub>	Input Current		-1		+1	Α
P <sub>i mon</sub>	True Input Power	I1 > 25 A I1 ≤ 25 A	-5 25		+5 25	% W
V₁ mon	V <sub>1</sub> Voltage		-2		+2	%
A mon	V <sub>1</sub> Current	$11 > 25 \text{ A}, \text{ T}_{amb} = 25^{\circ}\text{C}$	-2		+2	%
71 mon	V1 Current	I1 ≤ 25 A, T <sub>amb</sub> = 25°C	-1.5		+1.5	Α
P <sub>o nom</sub>	Total Output Power	Po > 120 W	-5		+5	%
<b>r</b> o nom	Total Output Fower	Po ≤ 120 W	-15		+15	W
V <sub>SB mon</sub>	Standby Voltage		-0.3		+0.3	V
/SB mon	Standby Current	k <sub>B</sub> ≤ k <sub>B nom</sub>	-0.5		+0.5	Α



## 8. SIGNAL & CONTROL SPECIFICATIONS

## **8.1 ELECTRICAL CHARACTERISTICS**

PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
PSKILL_H / PSON	_L / VSB_SEL / HOTSTANDBYEN_H Inputs	:				
ИL	Input Low Level Voltage		-0.2		0.8	V
<b>V</b> <sub>IH</sub>	Input High Level Voltage		2.4		3.5	V
<b>/</b> L, H	Maximum Input Sink or Source Current		0		1	mA
$R_{ m puPSKILL\_H}$	Internal Pull Up Resistor on PSKILL_H			100		kΩ
$R_{ m puPSON\_L}$	Internal Pull Up Resistor on PSON_L			10		kΩ
$R_{ m puhotstandbyen_h}$	Internal Pull Up Resistor on HOTSTANDE	BYEN_H		10		kΩ
<i>R</i> Low	Resistance Pin to SGND for Low Level		0		1	kΩ
<i>R</i> HIGH	Resistance Pin to SGND for High Level		50			kΩ
PWOK_H Output						
<b>V</b> ₀L	Output Low Level Voltage	∕ <sub>sink</sub> < 4 mA	0		0.4	V
<b>V</b> он	Output High Level Voltage	/source < 0.5 mA	2.6		3.5	V
$R_{ m puPWOK\_H}$	Internal Pull Up Resistor on PWOK_H			1		kΩ
VINOK_H Output						
<b>V</b> ₀L	Output Low Level Voltage	I₅ink < 2 mA	0		0.4	V
<b>И</b> ОН	Output High Level Voltage	$I_{\text{source}} < 50 \ \mu\text{A}$	2.6		3.5	V
$R_{ m puVINOK\_H}$	Internal Pull Up Resistor on VINOK_H			10		kΩ
SMB_ALERT_L Ou	ıtput					
<b>V</b> <sub>ext</sub>	Maximum External Pull Up Voltage				12	V
<b>V</b> 0L	Output Low Level Voltage	/source < 4 mA	0		0.4	V
Юн	Maximum High Level Leakage Current				10	μΑ
$R_{ m puSMB\_ALERT\_L}$	Internal Pull Up Resistor on SMB_ALERT_L			None		kΩ

## 8.2 INTERFACING WITH SIGNALS

All signal pins have protection diodes implemented to protect internal circuits. When the power supply is not powered, the protection devices start clamping at signal pin voltages exceeding ±0.5 V. Therefore, all input signals should be driven only by an open collector/drain to prevent back feeding inputs when the power supply is switched off. If interconnecting of signal pins of several power supplies is required, then this should be done by decoupling with small signal Schottky diodes, except for SMB\_ALERT\_L, ISHARE and I<sup>2</sup>C pins. SMB\_ALERT\_L pins can be interconnected without decoupling diodes, since these pins have no internal pull up resistor and use a 15 V Zener diode as protection device against positive voltage on pins. ISHARE pins must be interconnected without any additional components. This in-/output is disconnected from internal circuits when the power supply is switched off.




Figure 11. Interconnection of Signal Pins



#### 8.3 FRONT LEDS

There are two Bi-color (Green/ Amber) LEDs to indicate power supply status. The LEDs are visible on the power supply's front panel. The LEDs location meets ESD Requirements. Following are these definitions as:

LED FUNCTION	COLOR	BRIGHTNESS
Input Status LED	Green (520 nm - 540 nm) / (Amber color not used)	500-1000cd/m^2
Output Status LED	Green (520 nm – 540 nm) / Amber (520 nm – 540 nm) Amber (587 nm – 595 nm)	500-1000cd/m^2

OPERATING CONDITION	LED BEH.	AVIOR
CONDITION	INPUT STATUS LED	OUTPUT STATUS LED
Output ON and OK	GREEN Solid	GREEN Solid
No Input power to all power supplies	OFF	OFF
Power supply warning events where the power supply continues to operate: high temp, high power, high current, over voltage, under voltage, slow fan.	GREEN Solid	1Hz AMBER/GREEN Blinking
Power supply critical event causing a shutdown: failure, OCP, SCP, OVP, UVP, OTP, Fan Fail	GREEN Solid	AMBER Solid
Input over voltage shutdown	1Hz GREEN Blinking	AMBER Solid
Input under voltage shutdown	1Hz GREEN Blinking	OFF
PS_KILL	GREEN Solid	OFF
Input present / Only 12VSB on (PS off)	GREEN Solid	1Hz Blinking GREEN
Power supply in FW upload mode	GREEN Solid	2Hz Blinking GREEN

AMBER/GREEN BLINKING: means AMBER and GREEN LED flash alternately.

Table 4. LED Status

## 8.4 PRESENT\_L

This signaling pin is recessed within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum current on PRESENT\_L pin should not exceed 10 mA.




Figure 12. PRESENT\_L signal pin

## 8.5 PSKILL\_H INPUT

The PSKILL\_H input is active-high and is located on a recessed pin on the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL\_H input state.



DC-DC Front-End Power Supply

## 8.6 VINOK\_H




Figure 13. VINOK\_H Timing

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T1	VIN_OK_H & PWOK_H	0.5			ms
T2	VIN_OK_H delay to DC			1700	ms
T3	VIN_OK_H to VSB			20	ms

Table 5. VINOK\_H Timing Requirement



#### **8.7 TIMING REQUIREMENTS**

These are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits (Tvout\_rise) within 1 to 70 ms. All outputs must rise monotonically. The Table below shows the timing requirements for the power supply being turned on and off two ways; 1) via the DC input with PSON\_L held low; 2) via the PSON\_L signal with the DC input applied. The PSU needs to remain off for 1 second minimum after PWOK\_H is de-asserted.




Figure 14. Timing Requirement

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T <sub>V1_rise</sub>	Output voltage rise time	1.0		70	ms
TvsB_on_delay	Delay from DC being applied to VSB being within regulation.			1500	ms
T <sub>DC_on_delay</sub>	Delay from DC being applied to all output voltages being within regulation.			3000	ms
T <sub>V1_holdup</sub>	Time 12 V output voltage stay within regulation after loss of DC.	2			ms
T <sub>PWOK_H_holdup</sub>	Delay from loss of DC to de-assertion of PWOK_H	1			ms
TPSON_L_on_delay	Delay from PSON_L active to output voltages within regulation limits.	5		400	ms
T <sub>PSON_L_PWOK_H</sub>	Delay from PSON_L deactivate to PWOK_H being de-asserted.			5	ms
T <sub>PWOK_H_on</sub>	Delay from output voltages within regulation limits to PWOK_H asserted at turn on.	100		500	ms
T <sub>PWOK_H_off</sub>	Delay from PWOK_H de-asserted to output voltages dropping out of regulation limits.	0.5			ms
$T_{PWOK\_H\_low}$	Duration of PWOK_H being in the de-asserted state during an off/on cycle using PSON_L signal.	100			ms
T <sub>VSB</sub>	Delay from VSB being in regulation to O/Ps being in regulation at DC turn on.	50		1000	ms
Tvsb_holdup	Time the VSB output voltage stays within regulation after loss of DC.	5			ms
T <sub>DC_off_SMB_ALERT_L</sub>	The power supply shall assert the SMB_ALERT_L signal quickly after a loss of DC input voltage.			2	ms



#### **8.8 CURRENT SHARE**

The PFS front-ends have an active current share scheme implemented for  $V_1$ . All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses a digital bi-directional data exchange on a recessive bus configuration to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV. The standby output uses a passive current share method (droop output voltage characteristic).

#### 8.9 VSB VOLTAGE SELECTION (VSB\_SEL1, VSB\_SEL2)

The standby output voltage can be configured to three different values: 3.3V, 5V and 12V by pulling VSB\_SEL1 and VSB\_SEL2 input pins either to GND (Logic Low) or to 3.3V

VSB_SEL1	VSB_SEL2	VSB Voltage	UNIT
1	1	3.3	V
0	1	5	V
1	0	12	V
0	0	Invalid (Off)	

#### 8.10 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 50 mV on the PGND rail.

With open sense inputs the main output voltage will rise by 250 mV. Therefore, if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

#### 8.11 HOT-STANDBY OPERATION

The hot-standby operation is an operating mode allowing to further increase efficiency at light load conditions in a redundant power supply system. Under specific conditions one of the power supplies is allowed to disable its Oring gate. This will save the power losses associated with this power supply and at the same time the other power supply will operate in a load range having a better efficiency. In order to enable the hot standby operation, the HOTSTANDBYEN\_H and the ISHARE pins need to be interconnected. A power supply will only be allowed to enter the hot-standby mode, when the HOTSTANDBYEN\_H pin is high, the load current is low and the supply was allowed to enter the hot-standby mode by the system controller via the appropriate I<sup>2</sup>C command (by default disabled). The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby mode.

If a power supply is in a fault condition, it will pull low its active-high HOTSTANDBYEN\_H pin which indicates to the other power supply that it is not allowed to enter the hot-standby mode or that it needs to return to normal operation should it already have been in the hot-standby mode.

NOTE: The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby model.






Figure 15. Recommended hot-standby configuration

In order to prevent voltage dips when the active power supply is unplugged while the other is in hot-standby mode, it is strongly recommended to add the external circuit as shown in *Figure 15*. If the PRESENT\_L pin status needs also to be read by the system controller, it is recommended to exchange the bipolar transistors with small signal MOS transistors or with digital transistors.

### 8.12 PSON\_L INPUT

The PSON\_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. With low level input the main output is enabled. This active-low pin is also used to clear any latched fault condition. The PSON\_L can be either controlled by an open collector device or by a voltage source.




Figure 16. PSON\_L connection

#### 8.13 I2C / SMBUS COMMUNICATION

The interface driver in the PFS supply is referenced to the V1 Return. The PFS supply is a communication Slave device only; it never initiates messages on the I2C/SMBus by itself. The communication bus voltage and timing is defined in *Table 6* further characterized through:

- There are no internal pull-up resistors
- The SDA/SCL IOs are 3.3/5 V tolerant
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognizes any time Start/Stop bus conditions




Figure 17. Physical layer of communication interface



**Asia-Pacific** +86 755 2988 5888 **EMEA** +353 61 531 820 North America +1 408 513 2839

powersupport@belf.com belfuse.com

The SMB\_ALERT\_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. The power supply responds to a read command on the general SMB\_ALERT\_L call address 25(0x19) by sending its status register.

Communication to the DSP or the EEPROM will be possible as long as the input DC voltage is provided. If no DC is present, communication to the unit is possible as long as it is connected to a life V1 output (provided e.g. by the redundant unit). If only VSB is provided, communication is not possible.

PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
V <sub>iL</sub>	Input low voltage		-0.5		1.0	V
ViH	Input high voltage		2.3		5.5	V
V <sub>hys</sub>	Input hysteresis		0.15			V
V <sub>oL</sub>	Output low voltage	3 mA sink current	0		0.4	V
$t_r$	Rise time for SDA and SCL		20+0.1Cb1		300	Ns
tof	Output fall time ViHmin → ViLmax	$10 \text{ pF} < \text{Cb}^2 < 400 \text{ pF}$	20+0.1Cb <sup>2</sup>		250	Ns
<i>I<sub>i</sub></i>	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10		10	μΑ
$C_i$	Internal Capacitance for each SCL/SDA				50	pF
fscL	SCL clock frequency		0		100	kHz
Rpu	External pull-up resistor	f <sub>SCL</sub> ≤ 100 kHz			1000 ns / Cb	Ω
<i>thdsta</i>	Hold time (repeated) START	f <sub>SCL</sub> ≤ 100 kHz	4.0			μS
$t_{LOW}$	Low period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.7			μS
tніgн	High period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.0			μS
t <sub>SUSTA</sub>	Setup time for a repeated START	f <sub>SCL</sub> ≤ 100 kHz	4.7			μS
t <sub>HDDAT</sub>	Data hold time	f <sub>SCL</sub> ≤ 100 kHz	0		3.45	μS
tsudat	Data setup time	f <sub>SCL</sub> ≤ 100 kHz	250			ns
tsusто	Setup time for STOP condition	f <sub>SCL</sub> ≤ 100 kHz	4.0			μS
t <sub>BUF</sub>	Bus free time between STOP and START	f <sub>SCL</sub> ≤ 100 kHz	5			ms

Table 6. I2C / SMBus Specification




Figure 18. I2C / SMBus Timing

<sup>1</sup> Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF



**Asia-Pacific** +86 755 2988 5888 **EMEA** +353 61 531 820 North America +1 408 513 2839

## 8.14 ADDRESS / PROTOCOL SELECTION (APS)

The APS pin provides the possibility to select the address by connecting a resistor to V1 return (0 V). A fixed addressing offset exists between the Controller and the EEPROM.

#### NOTES:

- If the APS pin is left open, the supply will operate with the Power Management Bus protocol at controller / EEPROM addresses 0xB6 / 0xA6.
- The APS pin is only read at start-up of the power supply. Therefore, it is not possible to change address dynamically.

R <sub>APS</sub> (Ω) <sup>2</sup>	Protocol	I2C Add	dress <sup>3</sup>
MAPS (12) -	FIOLOGOI	Controller	EEPROM
820		0xB0	0xA0
2700	Power	0xB2	0xA2
5600	Management Bus	0xB4	0xA4
8200		0xB6	0xA6




Figure 19. I2C address and protocol setting

#### 8.15 CONTROLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I2C bus physical layer (see *Figure 20*). An I2C driver device assures logic level shifting (3.3/5 V) and a glitch-free clock stretching. The driver also pulls the SDA/SCL line to nearly 0 V when driven low by the DSP or the EEPROM providing maximum flexibility when additional external bus repeaters are needed. Such repeaters usually encode the low state with different voltage levels depending on the transmission direction.

The DSP will automatically set the I2C address of the EEPROM with the necessary offset when its own address is changed / set. In order to write to the EEPROM, first the write protection needs to be disabled by sending the appropriate command to the DSP. By default, the write protection is on.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 20. I2C Bus to DPS and EEPROM

<sup>2</sup> The LSB of the address byte is the R/W bit




<sup>&</sup>lt;sup>1</sup> E12 resistor values, use max 5% resistors

#### 8.16 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

#### **WRITE**

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



#### **READ**

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



#### 8.17 POWER MANAGEMENT BUS PROTOCOL

The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at www.powerSIG.org.


Power Management Bus command codes are not register addresses. They describe a specific command to be executed.

The PFS1200 supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

#### WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PFS Programming Manual for further information.




#### **READ**

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PFS Programming Manual BCA.00006 for further information.





#### 8.18 GRAPHICAL USER INTERFACE

Bel Power Solutions provide with its "Bel Power Solutions I2C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PFS1200 Front-End. The utility can be downloaded on: belfuse.com and supports Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the SNP-OP-BOARD-01 or YTM.G2Q01.0 Evaluation Kit it is also possible to control the PSON\_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.

The monitoring screen also allows to enable the hot-standby mode on the power supply. The mode status is monitored and by changing the load current it can be monitored when the power supply is being disabled for further energy savings. This obviously requires 2 power supplies being operated as a redundant system (as in the evaluation kit).

NOTE: The user of the GUI needs to ensure that only one of the power supplies have the hot-standby mode enabled.

#### 9. TEMPERATURE AND FAN CONTROL

To achieve the best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PFS1200-12-054ND PSU is provided with normal airflow, which means the air enters through the DC output connector side of the supply and leaves at the DC input connector side. PFS supplies have been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The RPM of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

For the normal airflow version additional constraints apply because of the DC-connector. In a normal airflow unit, the hot air is exiting the power supply unit at the DC-inlet.

**NOTE:** It is the responsibility of the user to check the front temperature in such cases. The unit is not limiting its power automatically to meet such a temperature limitation.




Figure 21. Airflow direction






Figure 22. Fan speed vs. main output load

## 10. ELECTROMAGNETIC COMPATIBILITY

## 10.1 IMMUNITY

**NOTE:** Most of the immunity requirements are derived from EN 55035.

TEST	STANDARD / DESCRIPTION	CRITERIA
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	A
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	Α
Radiated Electromagnetic Field	EN 55024: 2010/A1: 2015 using the IEC 61000-4-3: 2002-09 test standard and performance criteria A defined in Annex B of CISPR 24	Α
Burst	IEC / EN 61000-4-4, level 3 Input DC port ±1 kV, 1 minute DC port ±0.5 kV, 1 minute	А
Surge	IEC / EN 61000-4-5 Line to earth: ±1 kV Line to line: ±0.5 kV	Α
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW.	Α

## 10.2 EMISSION

TEST	STANDARD / DESCRIPTION	CRITERIA
Conducted Emission	EN55032 / CISPR 32: 0.15 30 MHz, QP and AVG, single unit.	Class A
Conducted Emission	EN55032 / CISPR 32: 0.15 30 MHz, QP and AVG, 2 units in rack system.	Class A
De distant Foriesies	EN55032 / CISPR 32: 30 MHz 1 GHz, QP, single unit.	Class A
Radiated Emission	EN55032 / CISPR 32: 30 MHz 1 GHz, QP, 2 units in rack system.	Class A



Asia-Pacific

**EMEA** +86 755 2988 5888 +353 61 531 820

North America +1 408 513 2839

## 11. SAFETY APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 62368-1, and UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	NOTE
Agency Approvals	Approved to latest edition of the following standards: UL/ CSA 62368-1 (USA / Canada) EN62368-1 (Europe) IEC62368-1 (International) CB Certificate & Report,IEC 62368-1 (report to include all country national deviations) CE - Low Voltage Directive 2014/35/EC	Approved
	Input (L/N) to chassis (PE)	Basic
Isolation Strength	Input (L/N) to output	Basic
	Output to chassis	None (Direct connection)
Floridad Observath Took	Input to output	1500 VDC
Electrical Strength Test	Input to chassis	1500 VDC

## 12. ENVIRONMENTAL SPECIFICATIONS

PARAM	IETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$\mathcal{T}_A$	Ambient Temperature	$\mathcal{N}_{\text{min}}$ to $\mathcal{N}_{\text{max}}$ , $\mathcal{N}_{\text{nom}}$ , $\mathcal{N}_{\text{BB nom}}$	-20		+50	°C
<i>T</i> <sub>Aext</sub>	Extended Temp. Range	Derated output	+51		+65	°C
Ts	Storage Temperature	Non-operational	-40		+70	°C
	Altitude	Operational, above Sea Level, refer derating to Ta	-		3000	m

## 13. MECHANICAL SPECIFICATIONS

PARAMETER	DESCRIPTION / CONDITION	DESCRIPTION / CONDITION MIN NOM MA		MAX	UNIT
	Width		54.5		
Dimensions	Height		40.0		mm
	Depth		228.6		






Figure 26. Front and Rear View

**NOTES:** A 3D step file of the power supply casing is available on request.


Unlatching the supply is performed by pulling the green trigger in the handle



DC-DC Front-End Power Supply

## 14. CONNECTIONS


## 14.1 INPUT CONNECTOR (PFS1200-12-054xD)



PIN	NAME	DESCRIPTION
Inp	ut	
1	Vin+	Input positive
2	Vin-	Input negative
3	PE	Ground 🗐

DC input connector: Dinkle DT-7C-B14W-02 or equivalent

## **14.2 OUTPUT CONNECTOR**



Power Supply Connector: Tyco Electronics P/N 1926736-3 or FCI 101-10133129-002LF or equivalent

(NOTE: Column 5 is recessed (short pins))

Mating Connector: Tyco Electronics P/N 2-1926739-5 or FCI 10108888-R10253SLF



## DC-DC Front-End Power Supply

## 14.2.1 PIN DEFINITION

Output  6, 7, 8, 9, 10 V1 +12 VDC main output  1, 2, 3, 4, 5 PGND Power ground (return)  Control Pins  A1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  B1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
1, 2, 3, 4, 5 PGND Power ground (return)  Control Pins  A1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  B1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I <sup>2</sup> C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I <sup>2</sup> C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I <sup>2</sup> C clock signal line
Control Pins  A1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  B1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
A1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  B1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
B1 VSB Standby positive output (+3.3/5 VsB or 12 VsB) C1 VSB Standby positive output (+3.3/5 VsB or 12 VsB) D1 VSB Standby positive output (+3.3/5 VsB or 12 VsB) E1 VSB Standby positive output (+3.3/5 VsB or 12 VsB) E1 VSB Standby positive output (+3.3/5 VsB or 12 VsB) A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS IPC address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA IPC data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL IPC clock signal line
C1 VSB Standby positive output (+3.3/5 VsB or 12 VsB)  D1 VSB Standby positive output (+3.3/5 VsB or 12 VsB)  E1 VSB Standby positive output (+3.3/5 VsB or 12 VsB)  E1 VSB Standby positive output (+3.3/5 VsB or 12 VsB)  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> or 12 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line
A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line
A4 SCL I <sup>2</sup> C clock signal line
B4 PSON_L Power supply on input (connect to A2/B2 to turn unit on): active-low
C4 SMB_ALERT_L SMB Alert signal output: active-low
D4 VSB_SEL1 VSB voltage selection (See section 8.9)
E4 VINOK_H DC input OK signal: active-high
A5 PSKILL_H Power supply kill (lagging pin): active-high
B5 ISHARE Current share bus (lagging pin)
C5 PWOK_H Power OK signal output (lagging pin): active-high
D5 VSB_SEL2 Standby voltage selection (See section 8.9)
E5 PRESENT_L Power supply present (lagging pin): active-low

Table 7. Pin Description



DC-DC Front-End Power Supply

## **15. ACCESSORIES**

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	IPC Utility Windows XP/Vista/7 compatible GUI to program, control and monitor PFS Front-Ends (and other IPC units)	N/A	belfuse.com
	Dual Connector Board  Connector board to operate 2 PFS units in parallel. Includes an on-board USB to I <sup>2</sup> C converter (use <i>Bel Power Solutions PC Utility</i> as desktop software).	YTM.G2Q01.0	belfuse.com



DC-DC Front-End Power Supply

#### **16. REVISION HISTORY**

DATE	REVISION	CHANGE	PREPARED BY	APPROVED BY	ECO No.
2019/01/11	1	First release	Mike Chen	-	
2019/01/11	2	Update <i>Block Diagram</i> Update efficiency curve Add hold up time enhancement	Zhiqun Wan		
2019/07/28	3	Add definition of Vsb selection	Zhiqun Wan		
2020/12/21	4	Update Max input current Update output power derating Update Input power accuracy	Rong Liang		
2020/12/21	4	Update mechanical drawing	Xiao Xue		
2021/03/15	Α	Release to A	Rong Liang	Gang Wang	
2021/07/08	В	Change power supply connector from 2-1926736-3 to 1926736-3	Xiao Xue	Gang Wang	
2021/08/25	В	Add UVP and OVP LED STATUS	Rong Liang	Gang Wang	
2021/09/16	В	Change VSB VOLTAGE SELECTION Logic	Rong Liang	Gang Wang	
2023/04/14	С	Update the fuse NOM value from 40A to 50A Update output current accuracy condition T <sub>amb</sub> = 25°C Update front LEDs status Update the front panel figure Change format of some text	XiaoGang Luo	Gang Wang	
2023/07/20	D	Simplify the LED status condition description in Table 4.	XiaoGang Luo	Gang Wang	CO129050
2023/08/18	E	Update the safety approve standard at section 11 Delete the tolerance spec at section 13 Add or equivalent for section 14.1 input connector Update the PSU output connector MPN and add or equivalent at section 14.2	Xiao Xue	Andrew Li	CO129539
2025/09/17	F	Update the operating temperature from 0°C to -20°C. (The change is implemented on the PFS1200-12-054RD with ID BEL REVISION 004 and later, and PFS1200-12-054ND with ID BEL REVISION 009 and later)	XiaoGang Luo	Gang Wang	C0143688

## For more information on these products consult: powersupport@belf.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

