


date 11/02/2021

page 1 of 11

SERIES: VPOL5A-12-SIP | DESCRIPTION: POINT OF LOAD CONVERTER

FEATURES

- industry standard pin out
- high efficiency to 92%
- 300 KHz switching frequency
- 8.3-14 VDC wide input range
- 0.75-5.0 VDC wide output range
- over temperature protection
- continuous short circuit protection
- remote on/off
- cost-efficient open frame design
- UL/C-UL60950-1 (E222736) certified






MODEL		input voltage		output current	output power	ripple and noise¹	efficiency
	typ (Vdc)	range (Vdc)	(Vdc)	max (A)	max (W)	max (mVp-p)	typ (%)
			0.75		3.75	50	73
			1.2		6.0	50	80
			1.5		7.5	50	82
VPOL5A-12-SIP	12	8.3~14	1.8	5	9.0	50	84
VPOLSA-12-SIP	12	6.5~14	2.0	5	10.0	50	85
			2.5		12.5	50	87
			3.3		16.5	50	89
			5.0		25.0	75	92

Notes: 1. Ripple and noise are measured at 20 MHz BW by "parallel cable" method with 1 µF ceramic and 10 µF electrolytic capacitors on the output.

PART NUMBER KEY



INPUT

parameter	conditions/description	min	typ	max	units
operating input voltage		8.3	12	14.0	Vdc
	turn-on voltage treshold		8.0		Vdc
input under-voltage lockout	turn-off voltage treshold		7.9		Vdc
	lockout hysteresis voltage		0.1		Vdc
input current	0~14 Vdc			3.5	Α
	0.75 output		20		mA
	1.2 output		25		mA
	1.5 output		25		mA
no load input current	1.8 output		30		mA
no load input current	2.0 output		30		mA
	2.5 output		35		mA
	3.3 output		45		mA
	5.0 output		50		mA
off converter input current	shutdown input idle current			10	mA
inrush current				0.1	A ² s
input reflected-ripple current	P-P thru 1µH inductor, 5Hz to 20MHz		150		mA

OUTPUT

parameter	conditions/description	min	typ	max	units
capacitive load	low ESR			3,000	μF
output voltage set point	at nominal input		±1.5		%
trim adjustment range	selected by an external resistor	0.7525		5.0	Vdc
line regulation	low to high		±0.2		%
load regulation	10~100% load		±0.5		%
operating current range		0		5	А
transient response deviation	50% load step change			200	mV
switching frequency			300		kHz
	positive logic logic low (module off) logic high (module on)	0		0.4	Vdc
remote on/off	negative logic logic low (module off) logic high (module on) or open circuit	0 2.8		0.4	Vdc
leakage current				1	mA
start-up time				3.5	ms
rise time				3.5	ms
temperature coefficient	-40~85°C		±0.03		%/°C

PROTECTIONS

parameter	conditions/description	min	typ	max	units
short circuit protection	continuous, hiccup				
over temperature protection			120		°C

SAFETY AND COMPLIANCE


parameter	conditions/description	min	typ	max	units
safety approvals	60950-1: UL/cUL				
MTBF	as per MIL-HDBK-217F @ 25°C	1,500,000			hours
RoHS	yes				

ENVIRONMENTAL

parameter	conditions/description	min	typ	max	units
operating temperature	see derating curve	-40		85	°C
storage temperature		-55		125	°C

DERATING CURVES

Figure 1 TEMPERATURE DERATING CURVE (12 Vdc input & 3.3 Vdc output)



MECHANICAL


parameter	conditions/description	min	typ	max	units
dimensions	22.9 x 10.16 x 5.6 (0.9 x 0.4 x 0.22 inch)				mm
weight			2.3		g

MECHANICAL DRAWING


units: inches [mm]

tolerance: $x.xx \pm 0.02 [\pm 0.5]$, $x.xxx \pm 0.010 [0.25]$

PIN CONNECTIONS				
Pin	Function			
1	+Vo			
2	Trim			
3	Common			
4	+Vin			
5	REM			




EFFICIENCY CURVES



THEORY OF OPERATION

A block diagram of the VPOL5A-12-SIP Series converter is shown in Figure 2. Extremely high efficiency power conversion is achieved through the use of synchronous rectification and drive techniques. Essentially, the powerful VPOL5A-12-SIP series topology is based on a non-isolated synchronous buck converter. The control loop is optimized for unconditional stability, fast transient response and a very tight line and load regulation. In a typical pre-bias application the VPOL5A-12-SIP series converters do not draw any reverse current at start-up. The output voltage can be adjusted from 0.75 to 5.0Vdc, using the TRIM pin with a external resistor. The converter can be shut down via a remote ON/OFF input that is referenced to ground. This input is compatible with popular logic devices; a 'positive' logic input is supplied as standard. Positive logic implies that the converter is enabled if the remote ON/OFF input is high (or floating), and disabled if it is low. The converter is also protected against over-temperature conditions. If the converter is overloaded or the ambient temperature gets too high, the converter will shut down to protect the unit.



TYPICAL APPLICATION CIRCUITS

The SIP converters must be must be connected to a low AC source impedance. To avoid problems with loop stability source inductance should be low. Also, the input capacitors should be placed close to the converter input pins to de-couple distribution inductance. However, the external input capacitors are chosen for suitable ripple handling capability. Low ESR polymers are a good choice. They have high capacitance, high ripple rating and low ESR (typical <100m Ω). Electrolytic capacitors should be avoided. Circuit as shown in Figure 3 represents typical measurement methods for ripple current. Input reflected-ripple current is measured with a simulated source Inductance of 1µH. Current is measured at the input of the module.

Figure 3 **Input Reflected-Ripple Test Setup** to oscilloscope \leftarrow +Vin 1µH DC-DC 2*100µF 220µF tantalum . ESR<0.1Ω Common

The basic test set-up to measure parameters such as efficiency and load regulation is shown in Figure 4. Things to note are that this converter is non-isolated, as such the input and output share a common ground. These grounds should be connected together via lowimpedance ground plane in the application circuit. When testing a converter on a bench set-up, ensure that -Vin and -Vo are connected together via a low impedance short to ensure proper efficiency and load regulation measurements are being made. When testing the VPOL5A-12-SIP series under any transient conditions please ensure that the transient response of the source is sufficient to power the equipment under test. We can calculate the Efficiency, Load regulation and Line regulation.

The value of efficiency is defined as:

$$Efficiency = \frac{Vo \times Io}{Vin \times Iin} \times 100\%$$

Note: Vo is output voltage, Io is output current, Vin is input voltage, Iin is input current.

The value of load regulation is defined as:


$$Load.reg = \frac{V_{FL} - V_{NL}}{V_{NL}} \times 100\%$$

Note: VNL is the output voltage at no load

The value of line regulation is defined as:

$$Line.reg = \frac{V_{HL} - V_{LL}}{V_{LL}} \times 100\%$$


VHL is the output voltage of maximum input voltage at full load. VLL is the output voltage of minimum input voltage at full load



TYPICAL APPLICATION CIRCUITS (CONTINUED)

The output voltage of the VPOL5A-12-SIP can be adjusted in the range 0.75V to 5.0V by connecting a single resistor on the motherboard (shown as Rtrim) in Figure 5. When Trim resistor is not connected the output voltage defaults to 0.75V.

Figure 5 Trim-up Voltage Setup



The value of Rtrim-up defined as:

$$Rtrim = (\frac{10500}{V_0 - 0.75} - 1000)$$

Note: Rtrim-up is the external resistor in Ω , Vo is the desired output voltage

To give an example of the above calculation, to set a voltage of 3.3 Vdc. Rtrim is given by:

$$Rtrim = (\frac{10500}{3 - 0.75} - 1000)$$

Note: Rtrim = 3118 Ω

For various output values various resistors are calculated and provided in Table 1 for convenience:

Table 1 **Trim Resistor Values**

Vo, set (V)	Rtrim (kΩ)
0.75	open
1.2	22.33
1.5	13.0
1.8	9.0
2.0	7.4
2.5	5.0
3.3	3.12
5.0	1.47

TYPICAL APPLICATION CIRCUITS (CONTINUED)

Remote on/off

The remote on/off input feature of the converter allows external circuitry to turn the converter on or off. Active-high remote on/off is available as standard. The VPOL5A-12-SIP series converters are turned on if the remote on/off pin is high, or left open or floating. Setting the pin low will turn the converter off. The signal level of the remote on/offinput is defined with respect to ground. If not using the remote on/off pin, leave the pin open (module will be on). The part number suffix "N" is Negative remote on/off version. The unit is quaranteed off over the full temperature range if this voltage level exceeds 2.8 Vdc. The converters are turned on If the on/off pin input is low or left open. The recommended SIP remote on/off drive circuit as shown in Figures 6 & 7.






Figure 7 Negative Remote On/Off Input Drive Circuit



OUTPUT RIPPLE AND NOISE MEASUREMENT

The test set-up for noise and ripple measurements is shown in Figure 8 a coaxial cable with a 50Ω termination was used to prevent impedance mismatch reflections disturbing the noise readings at higher frequencies.

Figure 8 **Output Voltage Ripple and Noise Measurement Set-up**



Output Capacitance

VPOL5A-12-SIP series converters provide unconditional stability with or without external capacitors. For good transient response low ESR output capacitors should be located close to the point of load. For high current applications point has already been made in layout considerations for low resistance and low inductance tracks. Output capacitors with its associated ESR values have an impact on loop stability and bandwidth. CUI INC's converters are designed to work with load capacitance up-to 3,000µF. It is recommended that any additional capacitance, Maximum 3,000µF and low ESR, be connected close to the point of load and outside the remote compensation point.

REVISION HISTORY

rev.	description	date
1.0	initial release	08/01/2007
1.01	datasheet updated to a new template	11/02/2021

The revision history provided is for informational purposes only and is believed to be accurate.



Headquarters 20050 SW 112th Ave. Tualatin, OR 97062 800.275.4899

Fax 503.612.2383 cui.com techsupport@cui.com

CUI offers a two (2) year limited warranty. Complete warranty information is listed on our website.

CUI reserves the right to make changes to the product at any time without notice. Information provided by CUI is believed to be accurate and reliable. However, no responsibility is assumed by CUI for its use, nor for any infringements of patents or other rights of third parties which may result from its use.